



Fig. 1 is a block diagram of a Cache Coherent CPU Device.




**Fig. 1**


FIG. 2



**Fig. 2**



**Fig. 3**



**Fig. 4**